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The tremendous evolution in the electronics industry has provided high performance
portable devices. However, the high power demand and the limited capacity of
batteries, prevent the devices from operating for a long time without the need of a
power outlet. The ease of deploying Photovoltaic (PV) cells close to the device
enables the user to harvest energy on the go, and get rid of the conventional power
outlets. However, applying the PV power to the electronic devices is not as easy as
the plug and play model, due to the unstable output voltage and power of the PV cells.
In this thesis, a power management unit is proposed to provide dual regulated outputs
using a PV module and a rechargeable battery. The main components of the unit are a
Dual Input Multiple Output (DIMO) DC-DC converter and a digital controller. The
converter is used to interface the battery and the PV module with the loads. Moreover,
the proposed converter has the ability to step up or step down the input voltage. The
controller maximizes the PV power using the fractional open circuit voltage
Maximum Power Point Tracking (MPPT) method. Furthermore, the controller
manages the amount of power supplied to or from the battery in order to satisfy the
load demand and regulate the outputs at the required levels. The controller has been
implemented and synthesized using VHDL. A prototype has been implemented using
an FPGA and off the shelf components. The functionality of the system has been
tested and verified under varying environmental conditions.
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1. Introduction
Electronic devices have showed a tremendous evolution over the past few years with
advancements in manufacturing technology. Laptops and Tablets are developing their
performance toward higher performance processing and larger memory capacity.
Also, mobile communication devices have developed from simple cell phones toward
Smartphones that combine multiple functionalities; such as, phone calls and
messages, with Personal Computer (PC) capabilities. This breakthrough in portable
computing systems and mobile devices is a result of the astonishing revolution in the
integration density and performance of Integrated Circuits (ICs) over the last decades.
Underlying the breathtaking increase in the integration density are the advances in
device manufacturing technology that has enabled a steady miniaturization in the
transistor’s size. Moreover, shrinking the minimum size of the transistor allows the
ICs to operate at higher frequencies. Unfortunately, as the integration density or
operating frequency increases, the power consumption increases. Thus, the
operational time of battery driven devices is greatly affected by the capacity of the
battery and the performance of the device. The higher the performance, the lower is
the operation time. Accordingly, researchers have been investigating different
solutions to increase the battery’s capacity, and cope with the enhancements in the
devices’ performance.
Most of the portable devices are powered by lithium ion batteries. These batteries can
provide high amount of energy in a smaller space compared to other types of
batteries. There are some new trends in using nanotechnology to increase the energy
density of these batteries. The trends have showed that the battery capacity can be
doubled every decade. Unfortunately, these trends do not follow the evolution of
integration density and computation complexity which are doubled every two years
according to Moore’s law. Since researchers cannot sufficiently increase the amount
of energy inside the battery; the only way to create more powerful batteries is to make
them larger. However, this does not match well with the technological evolution
which tends to decrease the weight and size of portable devices. [1]
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Since, the size of the battery is constrained by the design of the portable device;
engineers have started to enhance the device with energy saving and power reduction
strategies. These strategies enable the battery to operate for a longer time while
providing the user with the advanced features offered by the device. Dynamic
Frequency and Voltage Scaling (DFS and DVS), and parallel processing are just some
examples for power reduction techniques. However, these techniques do not allow the
user to manage operation for a long period of time without the need of a power outlet.
Recently, energy harvesting systems have started to play a more significant role in
power generation; such that, users can get rid of the conventional power outlets.
Furthermore, utilizing energy harvesting techniques to power wireless sensing
networks was found to be very useful. The main reason is that the battery of the
sensing device cannot be recharged or replaced after being depleted, due to
environmental or physical limitations; and therefore, the device will be useless
afterwards. Also, the growing awareness of environmental impacts and the increase in
prices of fossil fuel have increased the demand of utilizing green energy to operate
high power utilities.
One of the most important and abundant sources of renewable energy is the
Photovoltaic (PV) energy system, with its desirable feature of modularity and ease of
deployment close to the consumers. However, the voltage and power generated by the
PV cells are unstable and greatly affected by the environmental conditions. Hence,
there is no simple way, such as the “plug-and-play” model, to apply the harvested energy
directly to the device. Accordingly, power management circuits are needed to interface
the PV cells with electronic devices.
In this thesis, a power management unit for PV-battery hybrid system is proposed in order
to provide a dual DC power supplies for electronic devices. The presence of a
rechargeable battery in the system allows an efficient management of the generated PV
power; such that, any surplus or deficit power at the load will be absorbed or supplied by
the battery. Moreover, a prototype is developed, using an FPGA and off the shelf
components in order to verify the functionality of the system under varying
environmental conditions.
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The thesis is organized as follows. First, a detailed explanation for the operation of
PV cells in addition to an overview for some previous energy harvesting systems is
presented in chapter 2. Chapter 3 presents the main blocks used in the proposed
system; which are divided into a power converter, and a digital control unit. The
detailed analysis of the converter along with its simulation results are presented in
chapter 4. Chapter 5 explains the proposed power management algorithm, and
includes its VHDL implementation. The prototype and its testing procedure are
presented in chapter 6 along with the synthesis report of the VHDL design. Finally,
the conclusion is presented in chapter 7.
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2. Literature review
This chapter presents the basics of solar energy harvesting systems. First, the solar
cells’ physical structure and output current-voltage characteristics are explained.
Then, the functionalities of the basic modules in the systems are illustrated. Finally, a
review of the previous solar energy harvesting systems will be presented.

2.1.

Solar cells

Solar cells, also called Photovoltaic (PV) cells, are devices that generate electricity
directly from the energy of light by a phenomenon called the photovoltaic effect. This
phenomenon is directly related to the photoelectric effect and can be illustrated
schematically as shown in Fig 2.1. The incident sunlight generates both positively and
negatively charged particles that can move freely in a semiconducting material. These
particles encounter an energy barrier that separates the two types of charges. Hence,
each type is collected at a different contact as illustrated in the figure; the positive
charges are attracted to the upper terminal while the negative charges to the lower
terminal. Accordingly, when a load is connected to the solar cell, electric current
flows due to the potential difference created between the terminals. [2]

Sunlight

+ve terminal
+
Semiconductor
-ve terminal

Figure 2.1: Schematic illustration for the Photovoltaic process
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Load

The physical structure of the solar cell has to be investigated in order to determine
how the charges are generated, separated, and then collected at the terminals. A
simple conventional PV cell structure is presented in Fig. 2.2. The solar cell can be
configured as a large metallurgical junction between an n-type semiconductor and a ptype semiconductor similar to a simple diode. The n-region has a large concentration
of electrons and few holes, whereas the opposite is true for the p-region. Thus, it is
expected that a diffusion of carriers will take place because of the large carrier
concentration gradients near the junction. Accordingly, the majority carrier electrons
diffuse from the n-type region into the p-type region leaving behind ionized donors
(positive charges that appear on the n-side). Similarly, when the majority carrier holes
diffuse from the p-side into the n-side, negative charges appear on the p-side (ionized
acceptors). The resultant charges at both sides of the junction produce an electric
field, which is opposite to the diffusion current. Hence, the majority carriers have to
surmount a built-in potential barrier to diffuse across the junction. Moreover, this
electric field drifts the minority carrier electrons in the p-region towards the n-region.
Also, the holes in the n-side are drifted towards the p-side. Accordingly, a drift
component of current is created in a direction opposite to the diffusion current. [3]
Furthermore, an electron in the n-side conduction band or hole in the p-side valence
band can diffuse across the junction only if its energy is greater than the built-in
potential barrier. There is a distribution of energies for the majority carriers in the nside conduction band and p-side valence band. Hence, the number of majority carriers
that can diffuse across the junction is affected by the height of the potential barrier;
the higher the barrier, the lower the diffusion current. However, the drift current is
relatively insensitive to the height of the potential barrier and it is limited by the
number of minority carriers that can be swept across the junction. Thus, the drift
current is affected by the supply of minority carriers on each side of the junction,
which can be achieved by thermal or optical excitation of electron-hole pairs. This
drift current is also called generation current due to the fact that its magnitude is
directly proportional to the electron-hole pairs’ generation rate. The net current
flowing across the junction is the summation of the diffusion and generation
components as shown in (2.1).
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Figure 2.2: The physical structure of the PV cell (P N junction) [3]

(2.1)
The Shockley diode equation, which is the sum of the diffusion and thermal
components, is used to formulize the net junction current as shown in (2.2), where ‘V’
is the voltage applied to the junction, ‘T’ is the junction’s temperature in Kelvins, and
‘K’ is the Boltzmann’s constant.
(2.2)
Moreover, if there are no external disturbances applied to the junction, such as bias
voltage (V=0), temperature, or light (Ioptical=0), then the device is considered to be at
equilibrium, and the net current flowing across the junction must be zero. Hence, the
built-in electric field builds up to the point where the current due to the drift of
thermally generated carriers exactly cancel the diffusion current. The potential
difference formed across the junction at equilibrium, due to the internal electric field,
is called the built-in voltage. Accordingly, if there is no light applied on the solar cell
(Ioptical=0) then it is expected that no current will flow through the connected load.
As explained earlier, the optical excitation will give rise to the optically generated
current component. Thus, if a load is connected to an illuminated PV cell then a net
current is expected to flow through the device. However, since the resistance of the
external path controls how much charges flow through the load; therefore, it is
expected that the load will not draw all the optically generated current. Accordingly, a
potential difference will be developed across the PV cell’s terminals as a result of
accumulating the optically generated electrons at the n-side and holes at the p-side.
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The voltage that appears across the solar cell’s terminals implies that there is a
decrease in the built-in potential barrier equal to the generated voltage. This decrease
in the potential barrier allows the diffusion component to increase and oppose the
optically generated current. Hence, as the load resistance increases, the output voltage
will increase, while the output current will decrease.
Furthermore, if the solar cell is open circuited then there is no external path for the
optically generated current to flow. Accordingly the output voltage increases to the
point where the diffusion current cancels the generation current, such that, the net
current flowing through the cell is zero. This potential difference is called the open
circuit voltage (VOC), and it is the maximum voltage that can be generated under
certain environmental condition. The open circuit voltage cannot increase indefinitely
with increasing the optically generated current. In fact, the limit on the open circuit
voltage is the equilibrium built-in voltage, since it is the maximum forward voltage
that can appear across a junction.
Moreover, in case the PV cell is optically exited while it is short circuited (V=0), then
a net current, equal to the optically generated current, will flow across the junction.
This current is called the short circuit current (Isc), and it is the maximum current that
can flow through an illuminated PV cell under certain environmental condition. The
detailed process of generating a forward voltage across an illuminated junction
(photovoltaic effect) is summarized in Fig. 2.3.

Figure 2.3: The detailed process of the Photovoltaic effect [4]
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The simplified equivalent circuit of a PV cell that models the behavior of (2.2) is
shown in Fig.2.4. The model [5] consists of a current source parallel with a diode and
a series and parallel resistances. The DC current IPh is the optically generated current
and it varies with solar irradiance. The resistances Rs and Rp model the losses in the
PV cell such as heat loss and carriers’ recombination losses. The diode models the
operation of the p-n junction in the PV cell.

Figure 2.4: Circuit model of the PV cell [5]

Figure 2.5 shows the I-V and P-V characteristics of a solar cell, where (VOC) and (ISc)
are determined for a given environmental condition, light intensity and temperature,
by the cell properties. Moreover, the power curve shows that there is a certain
operating point for the solar cell where the values of the output current (IMP) and
voltage (VMP) result in a maximum output power (Pmax). This operating point is
defined as the solar cell’s Maximum Power Point (MPP).

Figure 2.5: The PV cell’s I-V and P-V characteristics
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Since the operating point of the solar cell is affected by the resistance of the load, the
maximum power can be delivered to the load only if its equivalent resistance is equal
to VMP/IMP according to Ohm’s law. The ratio IMP.VMP/Isc.Voc is called the Fill Factor
(F.F), and is used as a figure of merit for the solar cell.
As explained earlier, the PV cell’s output voltage is limited to values lower than the
equilibrium built-in voltage, which is less than the band gap voltage [3]. Thus, for a
solar cell made from silicon, the open circuit voltage is typically less than about 1 V.
Moreover, the generated current depends on the light intensity and the illuminated
area, which is typically in the range of 10-100mA per 1 cm2 junction. However, the
PV’s output power can be increased significantly by connecting many solar cells in
series or parallel. The series connection increases the output voltage, while the
parallel connection increases the output current. Figure 2.6 shows how a module,
panel, or array of PV cells can be constructed.

Figure 2.6: A demonstration for constructing PV module, panel, or array using PV cells

Figure 2.7, shows the effect of solar irradiance and temperature on the I-V and P-V
characteristics for the PV module. Figure 2.7-b clearly shows the MPP and its
variation with the solar irradiance and temperature. Accordingly, the voltage supplied
by a PV module to a fixed load varies greatly with the environmental condition.
Moreover, in case the PV module is connected to a varying load (portable electronic
device), its output voltage is subject to change even if the environmental condition is
constant.
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Figure 2.7: The effect of solar irradiance and temperature on the PV I-V and P-V characteristics [6]

Any electronic device is designed to operate from a constant supply voltage. Hence, it
is not appropriate to connect the PV module directly to the device in order to
guarantee proper operation, and avoid damaging the device.

2.2.

Conventional solar power management system

In the conventional solar power management systems, a rechargeable battery is used
as an energy buffer between the PV module and the load as shown in Fig. 2.8. A
switching voltage regulator (DC-DC converter) is used to transfer the PV power to the
energy buffer. The regulator’s input resistance is adjusted to match the PV module’s
optimum load (MPP) in order to maximize the solar cell’s power. The rechargeable
battery will absorb or supply any surplus or deficit solar power in order to balance the
flow of power through the bus. Thus, the system utilizes all the available PV power
and satisfies the load demand as well. Moreover, the system guarantees that the voltage
of the DC bus is regulated at the battery’s voltage even if the PV module’s output is
unstable due to any variation in the environmental condition or the load demand. Another,
DC-DC converter may be used to regulate the supply voltage of the load.
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Figure 2.8: The conventional PV power management system [7]

The PV cell’s MPP is affected by the environmental condition as illustrated
previously in Fig. 2.7. Hence, a Maximum Power Point Tracking (MPPT) controller is
needed to operate the PV cell at the MPP under any environmental condition. The
MPPT is illustrated using the I-V and P-V curves of a PV module as shown in Fig 2.9,
where the dotted line is the equivalent resistance of the PV module.
A switching voltage regulator and a controller are the basic components of a MPPT
system. The operating point of the PV panel is the feedback of the controller; it is
characterized by voltage and current sensors. The voltage can be measured by an
Analog to Digital Converter (ADC) and, in order to avoid damaging the control part, a
voltage divider is used. The current sensing is more complex; it can be measured by
using a Hall Effect sensor, or measuring the voltage across a small resistance added to
the circuit.

Figure 2.9: The effect of the MPPT on the equivalent resistance seen by the PV cell [8]
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2.2.1. Inductor based voltage regulators
The basic function of a DC-DC converter is to change the level of its input voltage.
There are many different topologies that can be used to step down, step up, or step
down/step up the input voltage. Hence, the appropriate DC-DC converter, that fits the
MPPT system, is selected based on the range of the PV module’s MPP voltages and
the battery’s voltage.
In many previous work, the inductor based regulators were used to build MPPT
systems [8]. The basic topologies for the inductor based regulators are the step down
“Buck”, and step up “Boost” converters.
Figure 2.10 shows the circuit diagram of the Buck converter. The duty cycle of the
input switch ‘S’ connected to the PV module is used to vary the input resistance of the
converter. The duty cycle ‘d’ of any switch (S) is defined as the ratio of the ON time to
the switching period as shown in (2.3).
A controller is used to vary the DC-DC converter’s duty cycle ratio; such that, the PV
module’s operating voltage and current are adjusted at the MPP. Therefore, the
maximum power is drawn from the PV module under any environmental condition.
(2.3)

Figure 2.10: Circuit diagram of the Buck converter [9]
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If the switch is turned ON then the diode will be reverse biased, and there will be a
closed path between the input source, inductor, and load. Moreover, since the inductor
has the ability to resist the change in the electric current, a potential difference is
induced across the inductor. Accordingly, the current drawn from the input source
builds up linearly while storing energy in the inductor as shown in Fig. 2.11. The
voltage induced across the inductor implies that the voltage delivered to the output is
lower than the input. Thus, in order to apply the Buck converter in a MPPT system, the
PV’s voltage must be higher than the battery’s voltage in order to insure proper
operation.
On the other hand, when the switch is turned OFF, the path between the input and
output will be broken. Thus, the inductor will reverse the polarity of the induced
voltage in order to resist the decrease in current. Then, the induced voltage will
increase until the diode is turned ON. Accordingly, current will be supplied to the
output as long as the inductor’s energy is not depleted.
For steady state operation, the energy stored in the inductor during the ON time must
be equal to the energy released from the inductor during the OFF time. This implies
that the inductor’s current at the start and the end of the switching period must be
equal. Furthermore, if the forward voltage drop across the diode is ignored then the
inductor’s voltage will oscillate between Vin-Vout and -Vout as shown in Fig 2.11.
The average current drawn from the input source is directly proportional to the duty
cycle of the switch. The converter’s output voltage is clamped by the battery and is
not affected by the duty cycle. However, the PV’s voltage (converter’s input voltage)
changes with the duty cycle in order to match the MPP while maintaining a constant
supply voltage for the load. The inductor size and switching frequency are adjusted to
control the ripples in the inductor’s current, and the converter’s mode of operation,
based on the expected input and output voltages.
Two modes of operation exist: Continuous Conduction Mode (CCM) and
Discontinuous Conduction Mode (DCM), based on whether the inductor’s current is
continuous (Fig. 2.11) or discontinuous (Fig.2.12).
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Figure 2.11: Buck converter operating in CCM

Figure 2.12: Buck converter operating in DCM

The circuit diagram of the Boost converter is presented in Fig. 2.13. In this converter,
while the switch is turned ON, the diode will be reversed biased, and a closed path
between the input source and the inductor will be established. Accordingly, current is
drawn from the input, and increases linearly as shown in Fig. 2.14. However, this
closed path is broken when the switch is turned OFF. Thus, similar to the buck
converter, the polarity of the inductor is reversed, and the induced voltage is increased
in order to turn ON the diode, and create a closed path for the inductor. As a result,
during the OFF time, the inductor and the input can be viewed as two sources
connected in series. Hence, the voltage delivered to the output will be higher than the
input.
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Figure 2.13: Circuit diagram of the Boost converter [9].

This implies that when using Boost converter in a MPPT system, the battery’s voltage
must be higher than the PV’s voltage. Finally, the current decreases linearly as a result
of releasing the energy stored in the inductor. Similar to the buck converter, the
transfer of energy in and out of the inductor must be balanced in order to guarantee a
steady state operation.
The average current drawn from the input increases with the duty cycle. Hence, the
input resistance of the converter is affected by the duty cycle similar to the buck
converter. Accordingly, the PV module can be adjusted at the MPP in order to
increase the amount of power charging the battery. The CCM and DCM for the boost
converter are presented in Fig. 2.14 -2.15.

Figure 2.14: Boost converter operating in CCM
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Figure 2.15: Boost converter operating in DCM

Both topologies, Buck and Boost, can be extended to multiple input or multiple output
converters using a single inductor; in order to reduce the size and cost of the system.
The main advantage of the multiple input converters is the ability to accommodate
input from multiple energy harvesting sources as shown in Fig. 2.16-2.17.
Furthermore, the multiple output converters have the advantage of powering multiple
devices that require different supply levels from a single source as shown in Fig 2.182.19.

Figure 2.16: Multiple input single output Buck converter [10]
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Figure 2.17: Multiple input single output Boost converter [12]

Figure 2.18: Single input Dual output Buck converter [11]

Figure 2.19: Single input multiple output Boost converter [13]
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2.2.2.

Maximum Power Point Tracking algorithms

A MPPT algorithm must be implemented in the controller in order to track the
varying MPP. Several techniques for MPPT have been proposed previously [14].
Figure 2.20 shows a statistical analysis for the total number of MPPT papers per year;
starting from year 1968 till 2005.

Figure 2.20: Statistical analysis of MPPT algorithms [14]

The Perturb and Observe (P&O) method is widely used in PV systems because of its
ease of implementation, simplicity, and accuracy. It operates by moving the panel’s
operating voltage on the P-V curve in a certain direction (increasing or decreasing the
voltage) until the MPP is reached. The direction is reversed only if the measured PV
cells’ power decreases; otherwise, the algorithm moves in the same direction as
shown in TABLE 2.1.
Table 2.1: Summary of the P&O algorithm [14].

The algorithm periodically perturbs the operating voltage of the PV panel and
compares the instantaneous PV output power after perturbation with that before
perturbation. The result of this comparison determines the direction of the next
perturbation.
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The perturbation step size affects both the accuracy and speed of the MPPT system.
Increasing the perturbation step size increases the speed of the MPPT but introduces
oscillations around the MPP and limits the accuracy of the system. A smaller
perturbation step size reduces the oscillations around the MPP and improves the
energy conversion efficiency at the expense of lowering the tracking speed. A
variable step size can be used to improve the overall performance of the MPPT. The
algorithm’s flow chart is shown in Fig. 2.21.
Unfortunately, the P&O presents some drawbacks which reduce the power efficiency
such as: oscillations around MPP, slow response, tracking in the wrong direction
under rapid changes in the environmental conditions and partial shading [14]. The
partial shading of the panel results in a variation in the shape of the P-V curve, such
that there are multiple maximum points. Hence, the P&O algorithm could track a
local maximum point instead of the true MPP.

START

Set Duty Cycle

Read V,I

Duty+step

P_new=V*I

Step*-1

P_new>P_old

No

P_old← P_new

Yes

P_old← P_new

Figure 2.21: Flow chart of the P&O algorithm [15]
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Many modifications to the P&O have been proposed to improve the power efficiency.
An optimization to the classical P&O algorithm was presented in [16]. The two main
parameters affecting the algorithm were the sampling time and the step size used in
perturbing the voltage of the PV panel. These parameters were optimized based on the
dynamic behavior of the DC-DC converter and the PV panel. The sampling time was
maintained above certain threshold in order to reach a steady state value for the PV
power and reduce oscillations around the MPP. Decreasing the sampling time below
the threshold value would increase the oscillations around the MPP. On the other
hand, increasing the sampling time above the threshold would decrease the tracking
speed and the power efficiency. Also, a threshold for the step size was calculated in
order to enhance the tracking speed while reducing the oscillations around the MPP.
A modified P&O using a variable step size was presented in [17]. A large step size
would increase the tracking speed, but, also, introduce oscillations around the MPP.
Decreasing the step size could reduce the oscillations around the MPP at the expense
of the tracking time. The variable step size has improved both the tracking speed and
oscillations around the MPP. The variation in the duty cycle was directly proportional
to the change in the PV power. The power curve of the PV panel has showed that the
variations in the power values would decrease near the MPP. Hence, the step size
would start with a large value and then decrease near the MPP.
Recently, the Three points Quadratic Approximation (TPQA) algorithm has been
introduced in order to enhance the MPPT speed and oscillations at the expense of the
implementation complexity [18]-[19]. The flow chart of the TPQA is shown in Fig.
2.22. The algorithm was based on approximating the power vs. duty cycle curve by a
second order polynomial. The maximum point of the polynomial has been found to be
close to the PV MPP. Thus, three adjacent points on the PV power vs. duty cycle
curve are selected; such that, the power of the median point is the largest. Then, these
points are used to calculate the approximate MPP. In order to improve the tracking
speed, a large step size has been used to vary the duty cycle while searching for the
required three points. Finally, a small step size is used to reach the true MPP without
oscillations.
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Figure 2.22: Flow chart of the TPQA algorithm [18]

A voltage based MPPT algorithm, called the Fractional Open Circuit Voltage method,
was developed using the linear relationship between the MPP and the open circuit
voltage as shown in (2.4). [14]
(2.4)
The constant of proportionality, K1, is dependent on the characteristics of the PV
module. It is determined by empirically measuring the PV module’s MPP and open
circuit voltage at different environmental conditions. It was claimed that the constant
of proportionality is usually between 0.71 and 0.78 [14]. The MPP voltage is
calculated during system operation by momentarily shutting down the power
converter in order to measure the open circuit voltage. Then, the controller multiplies
the constant of proportionality by the measured voltage in order to determine the
approximate MPP. This process is performed periodically in order to update the
calculated MPP according to the environmental condition. Periodically shutting down
the converter decreases the amount of solar energy that can be harvested during
operation.
21

In [20], the problem of disconnecting the PV module from the converter was
overcome by adding pilot PV cells to the system. These cells were used to provide the
controller with the open circuit voltage without shutting down the DC-DC converter..
The characteristics of the pilot cells must exactly match the main PV module in order
to provide the controller with valid data.
TABLE 2.2, highlights the major characteristics of all the MPPT algorithms proposed
during years, 1968-2005. Moreover, this table enables the designer to choose the
appropriate MPPT algorithm based on the application.
Table 2.2: Comparison between MPPT algorithms [14]
MPPT Technique

PV

True

Analog

Periodic

Convergence

Implementation

Senses

Dependent

Array

MPPT?

or

Tuning

speed

complexity

parameters

P&O

No

Yes

Both

No

Varies

Low

Voltage&current

IncCond

No

Yes

Digital

No

Varies

Medium

Voltage&current

Fractional Vo.c

Yes

No

Both

Yes

Medium

Low

Voltage

Fractional IS.c

Yes

No

Both

Yes

Medium

Medium

Current

Fuzzy

Yes

Yes

Digital

Yes

Fast

High

Varies

Neural network

Yes

Yes

Digital

Yes

Fast

High

Varies

RCC

No

Yes

Analog

No

Fast

Low

Voltage&current

Current sweep

Yes

Yes

Digital

Yes

Slow

High

Voltage&current

DC

No

No

Both

No

Medium

Low

Voltage

V

No

No

Analog

No

Fast

Low

Voltage&current

dP/dV or dP/dI

No

Yes

Digital

No

Fast

Medium

Voltage&current

Yes

No

Digital

Yes

Slow

High

Voltage&current

current

Yes

No

Digital

Yes

Fast

Medium

Irradiance

VMPP

Yes

Yes

Digital

Yes

N/A

Medium

Irradiance

Digital

Logic

Control

link

capacitor Droop
Control
Load

I

or

maximization

Feedback control
Array
reconfiguration
Linear
control
IMPP

and

computation
State

based

and

temperature
Yes

Yes

Both

Yes

Fast

High

Voltage&current

OCC MPPT

Yes

No

Both

Yes

Fast

Medium

Current

BFV

Yes

No

Both

Yes

Fast

Medium

Current

LRCM

Yes

No

Digital

No

N/A

High

Voltage&current

Slide Control

No

Yes

Digital

No

Fast

Medium

Voltage&current

MPPT
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2.3.

Previous work

A lot of research was done previously in the area of solar power management. Several
PV systems were presented and can be applied to a wide variety of applications.
These

applications

extend

from

Microsystems

featured

with

wireless

communications, to portable electronic devices such as Laptops and Tablets.
Moreover, these PV systems can be applied to operate high power utilities.
Different solutions were presented to power electrical loads using solar energy. One
possible solution is to charge a battery tank by the solar panel separately without
connecting it to a load. Then, the stored energy is used latter to supply a DC load;
directly or through another DC-DC converter. Also, an inverter can be employed to
supply AC loads. This model for PV systems is known as solar chargers.
In addition to solar chargers, PV/Battery hybrid systems are used to provide power
supplies for DC links. There are two configurations for combining solar panels with
batteries in hybrid systems. In the first configuration, the battery is connected directly
to a DC link. This implies that the DC link’s voltage must match the operating voltage
of the battery. Moreover, in order to stabilize the DC link voltage, the state of charge
of the battery must be controlled. Hence, the input PV power is adjusted using a DCDC converter in order to maintain the battery’s state of charge within the predefined
limits. Accordingly, it is not necessary to operate the solar panel at the MPP all the
time in order to avoid over charging the battery. This configuration was used in
standalone PV-based Uninterruptable Power Supplies (UPSs) [21].
The other configuration for hybrid systems requires a bidirectional DC-DC converter
between the battery and the DC link in addition to a unidirectional converter
interfacing the PV [22]. The unidirectional converter is employed to control the
power supplied from the solar panel. The bidirectional converter is used to regulate
the voltage at the DC link by controlling the amount of power supplied to or from the
battery. This configuration provides a more flexible system that can utilize a battery
with an operating voltage different than the DC link.
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In [23], a solar charger for Nickel based or Lithium ion batteries was presented. A
Buck converter was used in the system, and the P&O algorithm was employed to
maximize the input solar power. The algorithm was modified to control the output
operating voltage and current of the converter instead of the input. Moreover, since
the battery’s voltage does not change rapidly during the charging process; therefore, it
was assumed that the battery’s voltage remains constant between two consecutive
perturbations. Accordingly, the algorithm was simplified such that only the output
current of the converter was needed to observe the change in the output power.
Furthermore, the system was powered from the battery which has an operating
voltage ranging from 2V up to 4.5V. In order to guarantee a reliable operation, the
system was designed to disconnect the battery at the end of the charging process
(4.5V). Also, for battery’s voltage lower than 2V, the system initiates the charging
process by connecting the solar panel directly to the battery while disabling the
control circuitry. The system was fabricated using 0.5μm process. The off chip
components were the Buck converter’s diode and inductor. The major blocks in the
controller were; a current sensing circuit, Bandgap voltage reference, chopper
amplifier, ring oscillator, and a frequency proportional current source. The maximum
power consumption of the system was 378μW.
Another solar charger for a 5V battery was presented in [24]. The P-V characteristics
of the solar panel were analyzed at different light intensities. It was observed that for
light intensities between 500W/m2 and 1000W/m2, more than 98% of the
corresponding maximum solar power can be achieved by regulating the solar panel at
1.65 V. Accordingly, this optimum voltage was used to provide an adequate
approximation for the true MPP at different environmental conditions. An analog
controller was used to adjust the duty cycle of a boost converter and regulate the solar
panel at 1.65V. A battery protection module was employed to disconnect the solar
panel from the charging circuit once the battery is fully charged. Moreover, the
battery was used to provide the supply voltage for all circuit components. Thus, a
charge pump circuit was employed in the system to provide an initial startup power
supply in case the battery's voltage is not sufficient. A prototype for the proposed
energy harvester was developed to verify the functionality of the system. The overall
power consumption of the system was 300uW.
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A control strategy for the power management of a standalone PV/Battery system was
presented in [25]. The hybrid system has included a unidirectional and a bidirectional
boost converters; for regulating the voltage at the solar panel and the DC link
respectively. The flow of power through both converters was managed by a multi loop
control strategy, which can be implemented without any programmable modules.
During normal operation, the controller was used to operate the solar panel at the
MPP, and provide a power balance in the system by charging or discharging the
battery. The voltage reference of the solar panel was generated by a MPPT module
and two Proportional Integral (PI) controllers. The MPPT was employed to generate
the MPP voltage, while the PI modules were used to push the panel’s reference
voltage away from or towards the MPP based on; the DC link voltage, and the
battery’s charging current and state of charge. If the battery’s charging current or state
of charge has reached their maximum values and there was still surplus solar power,
then the controller will decrease the amount of solar power supplied to the Link.
Moreover, the controller was designed to shut down the system in case the state of
charge was less than its minimum value. Finally, a 2kW prototype was implemented
in order to verify the functionality of the system.
Another PV power management system for mobile or handheld devices was proposed in
[26]. The system was used to effectively distribute the harvested energy between the
operating device and its battery. Also, in case of insufficient solar power, the battery or an
external AC/DC source was allowed to inject power to the device; in order to support the
PV panel and maintain the device running. Moreover, if the AC/DC external was plugged
in then the system would charge the battery as well. A multiple input converter was
proposed in the system in order to interface the PV, and the battery or the external
AC/DC source with the running load. Furthermore, a post regulator was connected to the
converter’s output in order to stabilize the voltage at the load. Two techniques were used
to charge the battery based on whether the AC/DC source was involved in charging the
battery or not. In case the AC/DC source was connected to the system then another post
regulator would be used to control the battery’s charging process. Otherwise, the battery
would be connected directly to the Buck converter as in the case of solar chargers. The
control unit of the system was divided into a MPPT block and Power Distribution Control
Unit (PDCU).
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The MPPT block was employed to perform the P&O algorithm, and operate the PV panel
at the MPP all the time regardless of the battery’s maximum charging current or state of
charge. The PDCU was used to handle different cases of operation depending on the
availability of photovoltaic power, load power, battery state of charge and existence of
the AC/DC external. A Simulink model for the proposed system was programmed and
tested to verify the possibility of building such system.
Energy harvesting systems have been widely used in the area of Wireless Sensor
Networks. Multiple energy sources were needed in order to enhance the system’s
functionality and reliability. The presence of multiple energy harvesting sources will
increase the amount of input power in order to prolong the life time of the system and
support more complicated and intensive functions.
In [12], an efficient multiple input Boost converter was employed to extract power from
multiple sources using a single inductor. The number of components used in the system
was decreased; and so did the cost and size of the system. The converter extracts power
from one source at a time. Accordingly, for ‘N’ energy sources, ‘N+1’ control signals
were used to manage the flow of power. One signal was used to control the main switch
of the boost converter, while the remaining signals were used to control the switches
connected to each source. The duty cycle of the converter’s main switch was adjusted at
50%.
A novel control method was proposed to adjust the converter’s inductor size, switching
frequency, and energy transfer cycle of each source; such that, the converter would
extract the maximum power available. First, these parameters were used to specify the
minimum and maximum emulated resistance at each input. A digital control unit was
employed to adjust the energy transfer time of each source, in order to track the MPP
during system operation. A dual input prototype was implemented using off the shelf
components.
The functionality of the system was verified using a 3.8V rechargeable battery as a load,
and a solar cell and a thermogenerator as the input sources. Moreover, the prototype was
tested under varying environmental conditions. The power loss in the system was 10mW
during tracking, and less than 300μW at steady state operation. Also, more than 97.5% of
the maximum power available at the sources was achieved by the hill climbing method.
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Another PV system for wireless communicating devices was presented in [7]. This
proposed system was used to provide a regulated supply voltage using a rechargeable
battery and a solar cell. The main advantage of this PV/battery hybrid system was the
ability to generate a constant supply voltage, different than the PV’s unstable voltage and
the battery’s nominal voltage, using a single DC-DC converter. Accordingly, a novel
single inductor dual input dual output DC-DC converter was proposed. This converter
was employed to handle different cases based on the available solar power and load
demand. A pulse width modulation controller was employed to operate the PV cell at the
MPP, and regulate the load voltage at 1.8V. The fractional open circuit voltage was used
to track the MPP. The operating voltage of the PV cell and the battery were 2-3.5V and
3.7-4.2V respectively. Accordingly, the converter was configured to step down the input
voltage from the battery and solar cell in order to provide the required supply voltage.
Also, the converter was used to step up the PV cell’s voltage; in order to charge the
battery at another output. A test chip was designed, and fabricated using 0.35μm CMOS
process. The functionality of the test chip was verified under varying environmental
condition. The proposed system was able to achieve a peak efficiency of 87.6% from chip
measurements. Finally the system was compared with another energy harvesting systems
[27]-[28].
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3. The Proposed Power Management System
The proposed power management unit provides dual regulated outputs from a PV
module and a rechargeable battery as shown in Fig. 3.1. The battery’s mode of
operation, charging or discharging, is based on the maximum power that can be
supplied from the PV module.

Figure 3.1: The proposed solar power management system

In battery independent operation, the output voltages supplied to the loads depend on
both load demand and energy harvested by the PV module. The total load demand,
‘Pout’, can be calculated using equation (3.1), where ‘Iout’ and ‘Vout’ are the output
current and voltage supplied to the loads respectively.
(3.1)
Since the load current is function of the supply voltage, the output voltage can be used
to detect whether the power delivered to the load is higher or lower than the load
demand. If the output voltage is lower than its rated value then the power delivered to
the load is expected to be lower than the load demand; otherwise, the delivered power
will exceed the load demand. The rechargeable battery is used to balance the power
in the system and maintain the rated output voltages.
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The principle of energy conservation can be used to illustrate the role of the battery as
shown in (3.2), where the sign of the last term depends on the battery’s mode of
operation.
(3.2)
Accordingly, if the solar power exceeds the total load demand then the battery can be
charged in order to make use of the extra energy and avoid increasing the output
voltages. Otherwise, the battery will be used to assist the PV module in order to
supply the remaining power and increase the output voltages up to their rated values.
The block diagram of the system is shown in Fig. 3.2. The function of the Dual Input
Multiple Output (DIMO) DC-DC converter is to adjust the operating voltage of the
solar panel at the MPP and regulate the output voltages with the aid of the
rechargeable battery. Thus, the converter is capable of operating in a Dual Input Dual
Output (DIDO) mode in order to supply power simultaneously from both solar panel
and battery. Also, the Single Input Triple Output (SITO) mode can be used to provide
dual regulated outputs and charge the battery as well. Finally, the converter is able to
operate in the Single Input Dual Output (SIDO) mode for a battery independent
operation.

Figure 3.2: The block diagram of the proposed system
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A digital controller selects the system’s mode of operation (SIDO, DIDO, or SITO)
and adjust the duty cycles of the converter’s Pulse Width Modulated (PWM) signals
in order to track the PV’s MPP and regulate the output voltages. The” Fractional open
circuit voltage” MPPT algorithm was adopted in order to reduce the design
complexity and power consumption by eliminating the PV’s current sensing circuitry
from the system. The output voltages of the PV module and converter are used as
feedback signals for the controller. These feedback signals are generated by the
Analog to Digital Converters (ADCs). Moreover, the input current supplied from the
PV module must drop to zero in order to measure the PV’s open circuit voltage and
estimate the MPP. Hence, the PV module is connected to the system via a MOSFET
in order to enable the controller to disconnect the PV and measure its open circuit
voltage.
MOSFET drivers are used to shift the voltage level of the generated PWM signals in
order to drive the transistors of the converter. The concept of floating supply is used
to shift up the voltage level of the PWM signal relative to the source of the transistor.
The ADC, driving circuitry of the switches, and controller are powered by the solar
panel. A Linear DropOut (LDO) voltage regulator is used to step down the output
voltage of the PV module to the required supply level. Despite the fact that the
efficiency of the LDOs decreases significantly as the ratio between the input and
output voltage increases, the power dissipation of the LDO is very low in this case
due to the negligible current drawn by the control part. Moreover, since the current
supplied to the control part is negligible compared to the PV’s MPP current; therefore,
powering the control part will not affect the operating voltage of the PV module.
Furthermore, both outputs of the converter are post regulated using LDOs in order to
protect the loads. Accordingly, the system avoids increasing the load voltages above
their rated values during adjusting the mode of operation.
The operating voltage of the PV module controls whether the converter has to step up
or step down the input voltage in order to regulate each output at the desired level.
Accordingly, a DIMO buck-boost converter is proposed in order to provide a power
management unit that can be applied in a wide variety of applications.
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4. DIMO non-inverting Buck Boost converter
The circuit diagram of the proposed DIMO DC-DC converter is shown in Fig. 4.1.
The aim of the converter is to satisfy the power demand of the loads by operating the
PV module at the MPP, and balancing any deficit or surplus solar power through the
help of a rechargeable battery. The converter consists of five switches (Q1 to Q5) and
two diodes (D1 and D2). The average conduction current of any transistor or diode is
directly proportional to its duty cycle ratio. Thus, the average power supplied by the
battery is directly proportional to the duty cycle of ‘Q2’. Similarly, the power supplied
to the loads and the battery is directly proportional to the duty cycle of ‘Q3’, ‘Q4’, and
‘D2’. On the other hand, the PV module supplies its maximum power only at the
MPP; therefore, increasing the PV’s output current beyond the MPP will decrease the
PV power. Accordingly, there is an optimum value for the duty cycle of ‘Q1’ that
allows the PV to operate at the MPP.

Figure 4.1: The proposed DIMO DC-DC converter

The inductor enables the converter to step down the input voltage, ‘VPV’ or ‘Vbattery’,
without high energy loss as in the case of LDOs. Moreover, the inductor allows the
converter to transfer energy to the loads or the battery even if the operating voltage of
the PV module is lower than the expected output voltages.
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The switches have to provide a path for the inductor current to flow throughout all the
switching period in order to ensure proper operation. The switching period of the
converter is divided into two phases based on whether the energy is transferred to or
from the inductor. In the first phase, the inductor resists the current flowing from the
input by inducing a voltage drop that opposes the flow of current. Accordingly, the
inductor current increases slowly and all the input energy will be stored in the
inductor during the first phase. In the second phase, the inductor supplies all the
stored energy to the outputs and no current will be drawn from the input sources.
The proposed time multiplexing scheme provides the required path for the inductor’s
current to flow during each phase. In the first phase, a closed path between the input
source and the ground is established in order to allow the input current, ‘IPV’ or
‘Idischarging’, to flow and store energy in the inductor. Hence, Q1, Q2, and Q5 are
allowed to conduct current during the first phase. Furthermore, Q1 and Q2 are not
allowed to conduct current simultaneously in order to avoid any interaction between
the input sources. The possible operation states of the semiconductor switches during
the first phase are shown in Fig. 4.2 and 4.3.

Figure 4.2: First phase of the proposed time multiplexing scheme (charging the inductor from the PV
module)
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Figure 4.3: First phase of the proposed time multiplexing scheme (charging the inductor from the battery)

In the second phase, the inductor is disconnected from the input sources, and Q5 is
turned OFF. Hence, the inductor starts to resist the decrease in current by reversing its
polarity and turning on D1 in order to supply the stored energy to the outputs as
illustrated in Fig. 4.4-4.6. Similarly, Q3 and Q4 are not allowed to conduct current
simultaneously in order to independently control the load voltages. Moreover, since
the battery’s voltage is selected to be higher than the steady state load voltages, D2
conducts current only if Q3 and Q4 are turned OFF.

Figure 4.4: Second phase of the proposed time multiplexing scheme (supplying power to the primary load).
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Figure 4.5: Second phase of the proposed time multiplexing scheme (supplying power to the secondary
load).

Figure 4.6: Second phase of the proposed time multiplexing scheme (charging the battery).

The proposed converter can operate in both Continuous and Discontinuous
Conduction Mode (CCM and DCM). The DC equations of the converter at steady
state have been established in order to verify the functionality of the converter in both
modes.
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4.1.

DCM analysis

In the DCM, the inductor current starts with zero each switching cycle and drops to
zero before the end of the switching period. The waveforms of the inductor current
and the operation state of each transistor and diode over a single switching period are
shown in Fig 4.7. All modes of operation, SIDO, DIDO, and SITO, are illustrated in
the figure. Moreover, the slope of the inductor current throughout all the switching
period is summarized in the figure.

Inductor current

Q1 & Q5
ON
Slope:
VPV/L

Q2 & Q5
ON

D1 & Q3
ON

Slope:

Slope:

Vbattery/L

Vo1/L

D1 & Q4
ON
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Vo2/L

(a) DIDO
Inductor current

Q1 & Q5
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VPV/L

Time

D1 & Q3
ON

D1 & Q4
ON
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Vo2/L

Slope:

Vo1/L

Time

(b) SIDO

Inductor current

Q1 & Q5
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D1 & Q3
ON

D1 & Q4
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D1 & D2
ON
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VPV/L

Vbattery/L

Slope:

Slope:

Vo1/L

Vo2/L

(c) SITO

Time

Figure 4.7: Inductor’s current waveform in DCM

The equations for the average input and output currents can be established by
formulizing the average conduction current of the appropriate switch using the
inductor’s current waveform. Since the PV’s current flows through the inductor only
during the ON time of Q1, the average current drawn from the PV module is equal to
the integration of the inductor’s current over the time interval when Q1 is ON divided
by the switching period.
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Similarly, all input and output current equations are summarized as shown in (4.1)(4.5), where ‘Ts’ is the switching period of the converter, ‘Ti’ is the ON time of the ith
transistor, ‘Td’ is the period when the inductor current drops to zero, and ‘TD2’ is the
ON time of D2. These equations will be used later on to calculate the required ON
time of the transistors.
(4.1)

(4.2)

(4.3)

(4.4)

(4.5)

4.2.

CCM analysis

Figure 4.8 shows the waveform of the continuous inductor current and the operation
state of each transistor and diode over a single switching period. Also, the slope of the
inductor current throughout all the switching period is summarized in the figure.
Similar to the DCM, the equations for the average input and output current can
established as shown in (4.6)-(4.10), where Ix is the valley inductor current.
Moreover, the ON time of Q4 or D2 can be eliminated from (4.6)-(4.10) using (4.11)
in order to reduce the number of unknowns; such that, a system of 3 equations and 3
unknowns can be established for the SIDO, and a system of 4 equations and 4
unknowns can be established for the SITO or DIDO.
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Figure 4.8: Inductor’s current waveform in CCM

(4.6)

(4.7)

(4.8)

(4.9)
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(4.10)

(4.11)

4.3.

Design methodology

The symbols in (4.1)-(4.5) and (4.6)-(4.10) are summarized in TABLE 4.1. Usually
some of these symbols are specified by the design; therefore, the symbols can be
classified into Design parameters and unknown variables as shown in the table.
Table 4.1: Summary for all the symbols used in DC equations of the DIMO converter.

Design parameters
Vo1 & Vo2
Io1 & Io2
Vin1 & Iin1
Ts & L
Vin2& Iin2

Unknown Variables
T1
T2
T3
T4

VO1, VO2, IO1 and IO2 are specified by the loads demands. Also, Vin1 and Vin2 are given
by the design specification. Moreover, Ts and L are selected according to the design
specifications in order to achieve a continuous or discontinuous inductor’s current as
illustrated in the next section.
Generally, the input currents are not specified by the design. The principle of energy
conservation can be used to determine the amount of input currents needed to balance
the flow of power through the converter as shown previously in (3.2). There are
multiple solutions for the values of IPV and Ibattery that satisfies equation (3.2);
therefore, IPV or Ibattery must be specified in order to have a unique solution for the
duty cycles. The PV’s input current can be specified according to the maximum
power that can be supplied from the source.
Finally, based on the battery’s mode of operation, the corresponding equations (4.1)(4.5) or (4.6)-(4.10) can be solved simultaneously in order to determine T1, T2, T3, and
T4.
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4.4.

Design equations for inductor, switching frequency and capacitors:

4.4.1. Inductor size and the switching frequency:
The inductor size and the switching frequency are selected in order to operate the
converter in the appropriate mode of operation (CCM or DCM), and control the
ripples in the inductor current. Similar to the conventional DC-DC converters, it is
preferred to operate the converter in only one mode of operation during the expected
operating conditions (Load demand, input voltage).
The ripples in the inductor current can be established by subtracting the valley
inductor current from the peak inductor current as shown in (4.12) and (4.13) for the
dual input and single input modes respectively.
(4.12)

(4.13)
The ripples in the inductor current vary according to the input voltage, and the ON
time of Q1 and Q2 which are bounded between zero and the switching period. The
maximum value for the ripples can be established by assuming a maximum slope for
the inductor current during all the switching period as shown in (4.14). Hence, the
inductor size and the switching frequency can be selected using (4.15) based on the
maximum ripples in the inductor’s current specified by the design.
(4.14)
(4.15)
The boundary between the CCM and DCM is when the average load current (DC
component of the inductor’s current delivered to the loads) is equal to half the peak to
peak value of the inductor current as shown in (4.16).
If the total load current is lower than this boundary condition then the converter will
operate in DCM; otherwise, continuous inductor current will be achieved.
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(4.16)
4.4.2. Input and Output capacitors:
The output current of the proposed converter is discontinuous for both modes of
operation unlike the conventional buck converter. Hence, the main function of the
output capacitor is to filter the ripples in the output current, and maintain both
continuous load current and voltage.
The conduction current of transistors Q3 and Q4 can be divided into a DC component
(required output current) and AC variations. The capacitor is used as a filter; such
that, the AC part flows in the capacitor, while the DC component is delivered to the
load. Thus, the capacitor is charged during the time when the conduction current is
greater than the DC component and discharged otherwise. The flow of charges into
and out of the capacitor has to be balanced in order to achieve a steady state output
voltage. The ripples in the output voltage (ΔV) can be calculated using (4.17) where
‘C’ is the output capacitance, and ‘Q’ is the amount of charges delivered to or
supplied from the capacitor.
(4.17)
The magnitude of the current supplied to or from the capacitor varies according to the
difference between the magnitudes of the transistor’s conduction current (Q3, or Q4)
and its DC component (load current). Hence, the maximum current will be supplied
from the capacitor only if the conduction current of the output switch drops to zero.
This maximum current is equal to the value specified by the load demand.
Accordingly, the maximum amount of charges that can be supplied from the capacitor
is given in (4.18); by assuming that the capacitor supplies the load demand during all
the switching period.
(4.18)
The output capacitor is sized according to the maximum allowed voltage ripple
specified by the design using (4.17) and (4.18) as shown in (4.19). Similarly, the input
capacitance can be calculated as shown in (4.20).
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(4.19)

(4.20)

4.5.

Simulations

In this section, several scenarios are presented in order to verify the functionality of
the converter for all modes of operation in both CCM and DCM. For all scenarios, a
PV module is used to provide an input source for the converter with the I-V and P-V
characteristics shown in Fig 4.9. The optimum operating point that enables the PV
module to supply its maximum power, 1.4189 W, is 7.8V and 181.914mA.
The specifications of the test scenarios are listed in TABLE 4.2 and 4.3. The
semiconductor switches are replaced with ideal switches in order to simplify the
circuit modeling. Hence, the voltage drops across the switches are neglected leading
to a lossless converter. Then, the functionality of the converter is verified using Spice
simulator for all scenarios. A PV circuit model is used to achieve the given PV
characteristics.

Figure 4.9: I-V and P-V Characteristics of the PV module’s circuit model

41

Table 4.2: System specifications for the CCM scenarios.

CCM
Design parameters
Vo1

Scenario 1
(DIDO)
1.8V

Scenario 2
(SITO)
1.8V

Scenario 3
(SIDO)
12V

Io1

500mA

200mA

0.1V

Vo2

3.3V

3.3V

3.3V

Io2

400mA

200mA

66mA

VPV
IPV

7.8V
181.914mA

7.8V
181.914mA

7.8V
181.914mA

Vbattery

7V

3.7 V

-

Inductor current
ripple
ΔVin

0.27A

0.12A

0.02

0.1V

0.1V

0.1V

ΔVout

0.1V

0.1V

0.1V

Table 4.3: System specifications for DCM scenarios.

DCM
Design parameters
Vo1

Scenario 1
(DIDO)
5V

Scenario 2
(SITO)
1.8V

Scenario 3
(SIDO)
12

Io1

200mA

100mA

100mA

Vo2

3.3V

3.3V

3.3V

Io2

200mA

100mA

66mA

VPV

7.8V

7.8V

7.8V

IPV

181.914mA

181.914mA

181.914mA

Vbattery

7V

7V

-

Inductor current
ripple
ΔVin

0.27A

0.12A

0.02

0.1V

0.1V

0.1V

ΔVout

0.1V

0.1V

0.1V
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The solution for the converter’s DC equations along with the calculation of the
inductor’s size and switching frequency is presented in details for scenario 1 in the
CCM. The solutions for the remaining scenarios are summarized in TABLE 4.5-4.9.
The first step is to calculate the amount of current supplied from the battery in order
to satisfy the principle of energy conservation using (3.2). The calculated value of the
current supplied from the battery is equal to 114.4mA.

The second step in the design is to make sure that the maximum ripple in the inductor
current is lower than the specified value. This can be achieved by adjusting both
inductor size and switching frequency of the converter using equation (4.14), where
ΔIL max is equal to 30% of the total output current. Then, by assuming an inductor
value of 100μH, the switching period will be equal to 3.4615μs.

Since the total output current is greater than ΔIL max/2, the converter is expected to
operate in CCM. Accordingly, (4.6), (4.7), (4.9), and (4.10) are solved simultaneously
in order to calculate the ON time of the transistors.
The calculated values are:
,
,
,

The output loads are modeled using resistors as follows:

,
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The input and output capacitors are determined using (4.20) and (4.21):
,

,

The calculated parameters for scenario 1 are summarized in TABLE 4.4. Figure 4.10
shows the transient response of the converter. It is clear that the output voltages were
regulated at the required values. The response time of the system was 1.6ms.
Figure 4.11 shows the simulation result of the inductor’s current. The minimum and
maximum values for the current were 1.17A and 1.23A, which implies that the ripples
in the current were lower than the specified value. Furthermore, the simulated wave
form of the current matches Fig. 4.8a, and verifies the analysis conducted previously
for this mode of operation.
Also, the slope of the inductor’s current can be deduced by plotting the voltage across
the inductor during the switching period as shown in Fig. 4.12. The voltage across the
inductor was varying between the battery’s voltage and the steady state voltage of the
PV and both outputs as illustrated previously in Fig. 4.8a.
Similarly, the simulations results presented in Fig. 4.13-4.27 show that the design
specifications for the remaining scenarios were satisfied. Accordingly, the
functionality of the converter was verified for all possible modes of operations.
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Table 4.4: Solution of test scenario 1 in CCM

Variable:

Calculated value:

T1

μ

T2

μ

T3

μ

T4

μ

Ts

μ

L

100 μH

Co1

μ

Co2

μ

Cpv

μ

Cbat

μ

Figure 4.10: Transient response of the converter (Test scenario 1 CCM). The red and green curves show the
transient response of Vout2 and Vout1 respectively.
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Figure 4.11: Inductor’s current waveform for test scenario 1 CCM

Figure 4.12: Inductor’s voltage waveform for test scenario 1 CCM
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Table 4.5: Solution of test scenario 2 in CCM

Variable:

Calculated value:

T1

μ

Tcharge

μ
μ

T3
T4

μ

Ts

μ

L

100 μH

Co1

μ

Co2

μ

Cpv

μ

Cbat

μ

Figure 4.13: Transient response of the converter (Test scenario 2 CCM). The red and green curves show the
transient response of Vout2 and Vout1 respectively.
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Figure 4.14: Inductor’s current waveform for test scenario 2 CCM

Figure 4.15: Inductor’s voltage waveform for test scenario 2 CCM
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Table 4.6: Solution of test scenario 3 in CCM

Variable:

Calculated value:

T1

0.466 μs

T2

0

T3

0.254 μs

T4

0.1774 μs

Ts

0.89744 μs

L

100 μH

Co1

0.5 μF

C02

0.5 μF

Cpv

10 μF

Cbat

10 μF

Figure 4.16: Transient response of the converter (Test scenario 3 CCM). The red and green curves show the
transient response of Vout2 and Vout1 respectively.
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Figure 4.17: Inductor’s current waveform for test scenario 3 CCM

Figure 4.18: Inductor’s voltage waveform for test scenario 3 CCM
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Table 4.7: Solution of test scenario 1 in DCM

Variable:

Calculated value:

T1

2.16 μs

T2

0.196 μs

T3

1.346 μs

T4

3.482 μs

Ts

10 μs

L

10 μH

Co1

20 μF

Co2

20 μF

Cpv

18.191 μF

Cbat

3.4439 μF

Figure 4.19: Transient response of the converter (Test scenario 1 DCM). The red and green curves show the
transient response of Vout2 and Vout1 respectively.
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Figure 4.20: Inductor’s current waveform for test scenario 1 DCM

Figure 4.21: Inductor’s voltage waveform for test scenario 1 DCM
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Table 4.8: Solution of test scenario 2 in DCM

Variable:

Calculated value:

T1

1.527 μs

Tcharge

1.362 μs

T3

0.43 μs

T4

0.484 μs

Ts

5 μs

L

10 μH

Co1

20 μF

Co2

20 μF

cpv

18.191 μF

cbat

3.4439 μF

Figure 4.22: Transient response of the converter (Test scenario 2 DCM). The red and green curves show the
transient response of Vout2 and Vout1 respectively.
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Figure 4.23: Inductor’s current waveform for test scenario 2 DCM

Figure 4.24: Inductor’s voltage waveform for test scenario 2 DCM
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Table 4.9: Solution of test scenario 3 in DCM

Variable:

Calculated value:

T1

1.527μs

T2

0

T3

0.603 μs

T4

1.414 μs

Ts

5μs

L

10 μH

Co1

5 μF

Co2

5 μF

Cpv

18.191 μF

Cbat

3.4439 μF

Figure 4.25: Transient response of the converter (Test scenario 3 DCM). The red and green curves show the
transient response of Vout2 and Vout1 respectively.

55

Figure 4.26: Inductor’s current waveform for test scenario 3 DCM

Figure 4.27: Inductor’s voltage waveform for test scenario 3 DCM
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5. Power management Algorithm
The proposed power management algorithm consists of five phases as illustrated by
the flow chart in Fig. 5.1: Initialization, MPP estimation, MPPT, Primary output
regulation, and secondary output regulation. The system starts up in a battery
independent operation with only one load, primary, connected to the converter.
Hence, the ON time of Q3 is initialized with ‘Ts’, while the remaining transistors are
turned OFF.
Start

Restart
MPPT

T1=0
T2=0
T3=Ts
T4=0

Measure VPV

VMPP=K x V PV

MPPT

MPP estimation

Initialize

Measure:
VPV ,Vout1
&Vout2

VPV >VMPP +Δ

Primary output regulation

Decrease primary
power

Yes

No

Vout1>VL1+Δ

Secondary output regulation

No

Increase primary
power

Yes

Vout1<VL1-Δ

VPV <VMPP -Δ

No

No

Vout2<VL2-Δ

No

Vout2>VL2+Δ

Yes

Yes

Increase secondary
power

Decrease
secondary power
No

Figure 5.1: Top level flow chart of the controller

In the “MPP estimation” phase, the external transistor that connects the PV module to
the system is turned OFF in order to measure the PV’s open circuit voltage. The MPP
voltage is estimated using the linear relation between the PV’s open circuit voltage
and the MPP.
57

The “MPPT” phase is performed until the PV’s operating voltage is equal to the
estimated MPP as shown in Fig.5.2. A range for the estimated MPP, [VMPP-Δ to
VMPP+Δ], is introduced in order to avoid oscillating around the MPP.
The PV’s voltage is adjusted by increasing or decreasing the values of T1 and T5 as
illustrated in the flow chart. The PV’s operating voltage can be decreased by
increasing the average conduction current of Q1 (T1 ++) and vice versa. Furthermore,
the proposed time multiplexing scheme divides the switching period; such that, two
different time periods are allocated for charging (storing energy) and discharging
(releasing the stored energy) the inductor. Hence, the variation of T1 causes the total
time allocated to discharge the inductor to change. Accordingly, T2, T3, or T4 must be
recalibrated to fit the new inductor’s discharging time. Moreover, the recalibration
maintains the same ratio between the total on time of Q3 and Q4, and the expected
inductor’s discharging time. This ratio is less than one in the SITO mode, and equals
to one otherwise. A delay is introduced to enable the system to sample the steady state
voltages after perturbing the duty cycles of the switches.
Start
MPPT

Exit
NO

Yes

T2>0

T1++
T5++

Yes

VPV >VMPP+Δ

No

VPV <VMPP -Δ

No

T2--

T4>0

Yes
No

Yes

T4--

Measure
VPV

T1-T5--

Delay

T3++

T3--

Figure 5.2: MPPT phase

After reaching the MPP, the algorithm attempts to regulate the output voltages at their
desired levels starting by the primary then secondary output. Furthermore, the
algorithm is allowed to restart the “MPPT” in order to readjust the PV’s operating point
that might be changed while regulating the outputs. The PV’s output may change during

operation even if the environmental condition and duty cycle of Q1 are constant.
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The reason is that the average current (DC component) flowing in the inductor will
change due to any variation in the load or the amount of current supplied by the
battery. In the CCM, the valley inductor current ‘Ix’ changes by varying the DC
component of the inductor’s current. Accordingly, the average current supplied by the
PV may change in the CCM as shown previously in (4.6). However, in the DCM, the
PV’s operating point will change only if the duty cycle of Q1 is changed as shown in
(4.1). Hence, if the converter is operating in the DCM then the change in the
environmental condition is the only factor that can affect the operating point of the PV
module.
In the “Primary output regulation” phase, if the primary power exceeds the load
demand then the system redistributes the inductor’s energy and transfers any surplus
power to the secondary output. Hence, T3 is decreased and T4 is increased until the
primary output is regulated at the desired level. On the other hand, any deficit in the
primary power can be compensated by using the battery or reallocating any surplus
power supplied by the inductor. First, if there is excess power at the secondary output
then T3 and T4 will be varied until the secondary output is decreased to its rated
voltage. Then, T3 and Td2 can be varied in order to reallocate any surplus power
charging the battery and boost the primary voltage. Finally, if the power supplied by
the inductor is lower than the load demands then T2 and T5 will be increased in order
to supply the remaining power from the battery and regulate the primary output at the
required level. The flow chart describing the “Primary output regulation” phase is
shown in Fig. 5.3. Similar to the “MPPT” phase, the total ON time of Q3 and Q4 are
readjusted after varying T2.
After regulating the primary output voltage, the system attempts to regulate the
secondary output by managing the amount of power supplied from or to the battery as
shown in Fig. 5.4. Accordingly, the deficit power at the secondary output is
complemented by supplying power from the battery (increase T2) or utilizing the
surplus power charging the battery (Increase T4).
In case of surplus power at the secondary output, T4 can be decreased in order to
reallocate the surplus power supplied by the inductor and charge the battery. Finally,
T2 can be decreased in order to reduce the power supplied by the battery and step
down the secondary output voltage to the required level.
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The primary voltage may change while regulating the secondary output due to
variations in the amount of current supplied by the battery. Hence, the secondary
output regulation will be terminated if any surplus or deficit power is detected at the
primary output. Finally, the algorithm periodically restarts the “MPP estimation”
phase in order to update the MPP voltage.

decrease primary
power

Exit

Vout1>VL1

Yes

Measure:
Vout1

T3-T4++

Delay

(a) Decrease primary power

Increase primary power

Vout1<VL1

Exit

No

No

Yes

Measure:
Vout1

No

Td2>0

Vout2<VL2+Δ

Yes

Vout2>VL2

Yes

T4-T3++

Yes

Delay

T2++
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T3++

T3-T4--

Measure:
Vout2

T4>0

No

Yes

(b) Increase primary power

Figure 5.3: Primary output regulation phase
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Delay

T3--

T2++
T5++

T4>0

No

T4--

Increase secondary
power

Yes
No

Delay

T4++

Exit

Yes

Measure:
Vout2
Vout1

Td2>0

Yes

Vout1>VL1+Δ

NO

NO
Yes

Yes

Vout1<VL1-Δ

Vout2<VL2

No

(a) Increase secondary power

decrease secondary
power
Yes
No

T2>0
Exit

No

Vout2>VL2

Yes
Yes

T4--

No

T2-T5--
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NO

T3++

Delay

Measure:
Vout2
Vout1

(b) Decrease secondary power
Figure 5.4: Secondary output regulation phase
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Vout1<VL1-Δ

5.1.

VHDL Implementation of the Controller

The generic structure of the digital controller is divided into a DataPath (DP) and a
Control Unit (CU) as illustrated in Fig.5.5. The Datapath includes all the modules
necessary to perform the operations required by the algorithm. The control unit guides
the task of the Datapath by sending the appropriate control signals (DP control
signals). Also, the DP status signals are used to complete the interaction between the
DP and CU.
The external signals are used to allow the interaction between the controller and the
external analog circuit (DIMO converter). Thus, the feedback signals generated by the
ADCs are used as external inputs for the DP. The external outputs of the DP are the
PWM signals of the converter, and the control signal of the external switch
connecting the PV to the system. Furthermore, two external inputs for the CU are
used to reset and start the CU.
The CU is realized using a Finite State Machine (FSM) that performs the proposed
power management algorithm. The state diagram can be established directly from Fig.
5.1-5.4, where each phase is considered as a state that controls the DP to execute the
desired operation.
The DP consists of Counter, Variable PWM unit, MPPT Restart circuit, and a
Comparator unit as shown in Fig.5.5. The counter is used to implement the delay
function that controls the sampling rate of the PV and output voltages. The counter is
incremented every clock cycle during the FSM’s “delay” states and reset to zero
otherwise. Thus, the time elapsed during the “delay” state can be related to the
counter value as shown in (5.1). Moreover, the required delay time is adjusted by
calibrating the value of ‘i’ in (5.2). Accordingly, the FSM is implemented to remain in
the “delay” state until the ith bit of the counter changes to logic high. Thus, the
comparison between the time elapsed and the required delay time can be simplified.
(5.1)
(5.2)
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DP
DP STATUS

External output

Counter
DP

Restart
circuit

CU
DP STATUS
DP CTRL

Variable
PWM unit

FSM

External output

DP CTRL
External ctrl input

External input

DP STATUS

Comparator
unit

Figure 5.5: The controller’s generic structure

The Variable PWM unit is realized as shown in Fig.5.6. The ON time of each
transistor is stored in a register using the relation in (5.1), and an Adder/Subtractor
unit is used to increment or decrement the stored value. However, the ON time of Q5
is related to T1 and T2 as shown in (5.3); therefore, an Adder is used to compute T5
directly without the need to store its value.
(5.3)
Furthermore, the PWM signals are generated using the counter based topology which
requires counters and comparators. The counters are incremented every clock cycle,
and their accumulated values are compared with the ON time of the corresponding
PWM signals. Thus, the comparators’ outputs are set to logic one as long as the
accumulated value is lower than the corresponding ON time. Finally, a time
multiplexer is used to control the start of each PWM signal in order to achieve the
required time multiplexing scheme. Each PWM signal is not allowed to start until the
previous signal completes its ON time. However, PWM1 and PWM5 are synchronized
with the start of the switching period.
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Reset
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R
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R

<

<
Time
Multiplexer

PWM1

PWM2
PWM3

PWM4

Figure 5.6: The block diagram of the Variable PWM unit

The PWM unit is designed to operate in a free running mode without the need of the
control unit to reset the counters at the end of each switching period. Thus, the size of
the counters is adjusted to handle a maximum value equal to the required switching
period. Accordingly, the counter will reset automatically after exceeding its maximum
limit. The size of an N-bit counter is calculated using (5.4).
(5.4)
The Enable bus is used to allow the CU to update each register independently by
enabling the appropriate register for one clock cycle. Also, the control bus, “sel” is
used to adjust the perturbation direction of each PWM signal independently.
Figure 5.7, shows the block diagram of the Comparator unit which performs all the
required comparisons. The registers are used to store the sampled voltages and the
estimated MPP voltage.
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Hardwired shifters and adders are used to multiply the sampled PV’s voltage by the
required constant (k) in order to estimate the MPP as explained earlier in (2.4). In
general, shifting a binary number by n-bits to the right is equivalent to a division by
2n. Thus, adding several shifted versions of the PV’s voltage can handle the required
multiplication as shown in (5.5), where, I, j, and k are the number of bit shifts for each
version. Hence, the MPP can be estimated without using a multiplier by adjusting the
number of bit shifts for each version.
(5.5)
Vout1

D
CE

Q

D
CE

Q

T3
T4
T5

8 bits

T4

8 bits

T2

+
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Comparators
D
CE

Q
Shifter ...
+

Shifter
D
CE

VMPP

+

8 bits

-

VPV

STATUS
signals

Δ
Q

Figure 5.7: Block diagram of the Comparator unit

Moreover, T3, T4, and T5 are added then compared with the switching period in order
to determine whether D2 is turned on or off. Similar to the PWM unit, the appropriate
register is enabled for one clock cycle in order to update its value.
Furthermore, OR gates are used to detect whether T2 and T4 are greater than zero or
not instead of using area and power consuming comparators as shown in (5.6). Hence,
the power consumption and design complexity will be reduced.
(5.6)
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Finally, a MPPT restart circuit, consisting of a counter and comparator, is used to
periodically restart the “MPP estimation” phase. The counter is used to count the
number of clock cycles elapsed before updating the MPP. The time elapsed while
connecting the PV to the system is related to the counted value as discussed
previously in (5.1). The comparator is used to compare the elapsed time with the
period of the MPP update cycle.
The output of the restart circuit remains at logic ‘0’ until the updating time is reached,
then, the output changes to logic ‘1’ in order to disconnect the PV and restart the
“MPP estimation” phase. Similar to the PWM unit, the size of the counter is adjusted
using (5.7) in order to implement a self-resetting counter, where “i” is the number of
clock cycles needed to disconnect the PV and measure its voltage.
(5.7)

5.2.

PWM unit Behavioral simulation

The functionality of the PWM unit is verified using Xilinx simulator. The ON time of
the transistors are initialized such that the generated PWM signals allow the DC-DC
converter to operate in all possible modes (SIDO, SITO, DIDO). The simulation
results for the PWM module are presented in Fig. 5.8-5.10, which show that the PWM
unit was able to generate the PWM signals with the required time multiplexing
scheme.

Figure 5.8: Behavioral simulation for the variable PWM unit (DIDO)
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Figure 5.9: Behavioral simulation for the variable PWM unit (SITO)

Figure 5.10: Behavioral simulation for the variable PWM unit (SIDO)
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6. Prototype and results
The proposed power management unit is applied in a solar harvesting application that
utilizes a 7.4 Volt rechargeable battery and a PV module in order to provide 1.8V and
3.3V dual regulated outputs. The PV module can operate at 17V and supply a
maximum power of 2W at standard test condition. The specifications of the target
application are summarized in TABLE 6.1.
Table 6.1: Specification of the prototype

Inputs and outputs:

Value:

Rechargeable battery

7.4 V Lithium ion battery

PV module

V o.c: 20 V
MPP: 2W at 17 V

6.1.

Vout1

1.8V

Vout2

3.3V

Prototype

The DIMO converter is implemented using the design parameters summarized in
TABLE 6.2. Moreover, the models of the power MOSFETS, Drivers, and ADCs are
listed in TABLE 6.3. Figure 6.1 shows the prototype, where an FPGA is used to
implement the digital controller.
Table 6.2: The design parameters of the DIMO converter (prototype)

Design parameter of the DIMO :

Value:

Inductor

820μH
Max current: 0.5A

Cout1

47μF

Cout2

47μF

Cin PV

47μF

Cin battery

100μF

Switching frequency

97kHz
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Table 6.3: The model number for each off ship component

Component :

Model:

Power MOSFETs

IRL 540N

MOSFET Driver

IRL2112

ADC

ADC 0804

Diode

1N4007

LDO

L7812CV
L7905CV

Figure 6.1: The proposed prototype

6.1.1. MOSFETS and Drivers
The “IRL 540N” provides an efficient and reliable MOSFET with extremely low ON
resistance and fast switching speed. Hence, the conduction losses of the transistor are
expected to be lower than other commercial MOSFETS. Moreover, the gate to source
threshold voltage of the device is compatible with the standard Logic levels (3.3-5V).
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However, there is a parasitic diode between the source and drain of the transistor as
shown in Fig. 6.2. Since NMOS transistors are used in the design; therefore, the
outputs are connected to the source terminals in order to allow the current to flow
from the drain to the source as expected. Accordingly, when Q5 is turned ON, a path
will be created between the output and the ground through the parasitic diode as
shown in Fig. 6.3. This path pulls the output voltage to the ground; and therefore,
decreases the efficiency of the system. The proposed solution is to use blocking
diodes as shown in Fig.6.4
Furthermore, the transistor’s parasitic diode creates a path between the PV module
and the storage element as shown in Fig. 6.5-6.6. Hence, blocking diodes are also
used at the input terminals in order to avoid any interaction between the PV module
and the battery. The final schematic for the prototype of the converter is shown in Fig.
6.7.

Figure 6.2: The parasitic diode included in the MOSFET (IRL 540N) [29]
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Figure 6.3: The path created from each output to the ground due to the MOSFET’s parasitic diode

Figure 6.4: The DIMO converter’s schematic including blocking diodes at the outputs
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Figure 6.5: The path created from the PV to the battery due to the MOSFET’s parasitic diode in case
VPV>Vbattery.

Figure 6.6: The path created from the battery to the PV due to the MOSFET’s parasitic diode in case
VBattery>VPV.
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Figure 6.7: The DIMO converter’s final schematic including all the blocking diodes

MOSFET drivers are needed in order to provide level shifters and bootstrap gate drive
circuits for the remaining transistors. The “IRL2112” is a dual output driver with 5V
and 12V supplies for the logic circuitry and the level shifter respectively. The input
PWM channels are compatible with standard CMOS or LSTTL outputs, down to
3.3V. The high side output is used to adjust the voltage level of the corresponding
PWM signal using the floating supply provided by the external bootstrap diode and
capacitor. The low side output shifts the PWM signal up to 12V in order to turn on a
transistor with a grounded source. Figure 6.8 shows the layout of the driver.

Figure 6.8: Layout of the MOSFET driver (IR 2112) [30]
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The specification of the target application states that the voltage drops at the sources
of transistors Q3 and Q4 are 3.3V and 1.8V respectively. Hence, the 12V low side
output can be used to drive these transistors for the reason that the gate to source
threshold voltage of the IRL540N is 5V. Finally, three MOSFET drivers are used to
adjust the voltage levels of the PWM signals generated by the digital controller. The
low side outputs are used to drive Q3, Q4, and Q5, while the remaining transistors are
derived by the high side outputs.
6.1.2. ADC
The ADC0804 is an 8 bit successive approximation ADC with an on-chip clock
generator. The analog input voltage range is 0 up to the 5V supply voltage. The
conversion time of the ADC is 100μs. Moreover, the ADC can operate standalone
without the need of external control circuitry that manages the conversion process.
Figure 6.9 shows the layout of the ADC in the free running mode.

Figure 6.9: Layout of the ADC in the free running mode (ADC0804) [31]

Furthermore, since the maximum analog voltage that needs to be measured at the
outputs is 3.3V; therefore, the output voltages can be measured directly by the ADC
without the need of a voltage divider. However, the outputs voltages may temporary
exceed the allowed range for the ADC’s analog input during system operation due to
changes in the load or the environmental condition. Thus, Zener diodes are used to
clamp the output voltage to 5V in order to avoid damaging the ADC.

74

Moreover, the operating voltage of the PV is expected to be higher than 5V for
normal lightning condition. Hence, a voltage divider is used to generate an analog
signal with a maximum voltage of 5V which corresponds to the PV’s open circuit
voltage as shown in Fig 6.10.
VPV Max=20V
12k

4k

Figure 6.10: The PV’s voltage divider

6.1.3. LDOs
The LDOs generate the required supply voltages as shown in Fig. 6.11. The
“L7812CV” is used to generate the 12V supply voltage of the MOSFET driver
directly from the PV panel. Then, the “L7905CV” is used to step down the 12V to 5V
in order to provide the supply voltage of the ADC and Driver’s logic circuitry.
However, since the supply voltage is generated from the PV module, the system will
operate only if the PV’s operating voltage is higher than 12V.
VPV

12V

5V

Figure 6.11: Power supply distribution network using LDOs

75

6.2.

Digital controller synthesis results

The proposed digital controller has been implemented using VHDL and synthesized
on Xilinx using 5vlx50tff1136 as the target FPGA. According to the required
switching frequency, 10-bit registers were used to store the ON time of the transistors.
Moreover, the sampled voltages were stored in 8 bits registers and updated every 5ms.
Hence, 19 bits were used to represent the required delay time.
The MPP was calculated using an 8-bit adder and two hardwired shifters.
Furthermore, the step size in the transistors’ ON time was adjusted to 1% of the
switching period in order to improve the accuracy of both MPPT and load regulation.
The device utilization summary is presented in TABLE 6.4.
Table 6.4: Device utilization summary of the digital controller

Slice Logic utilization

Number of slice registers

167

out

of

out

of

28800
Number of slice LUTs

315
28800

Slice Logic Distribution

Number with an unused Flip Flop

171 out of

Number with an unused LUT:

23 out of

Number of fully used LUT-FF 144 out of

338
338
338

pairs:
IO Utilization:

Number of bonded IOBs:

40 out of

480

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs:

1 out of

32

The timing summary is presented in TABLE 6.5 which shows that the maximum
frequency that can be handled by the circuit was 250MHz.
Table 6.5: Timing summary of the digital controller

Minimum period

4ns

Minimum input arrival time before clock

1.561ns

Maximum output required time after clock

5.897ns

Maximum combinational path delay

No path found

76

6.3.

Test results

The prototype was tested using a halogen lamp as a light source for the PV module to
control the light intensity. A 120Ω resistor was used to model both the load and the
post LDO regulator at each output. Hence, the power demands of the primary and
secondary loads were 90.75mW and 27mW respectively. The control circuitry,
FPGA, MOSFET drivers and ADCs were powered by external power supply.
Furthermore, two different light intensities were used to test the functionality of the
DIDO and the SITO modes. The light intensity of the lamp was varied during system
operation in order to verify the functionality of the power management controller.
As explained earlier, the inductor’s voltage is directly related to the steady state
voltages of the PV, battery and both outputs as shown previously in Fig. 4.7-4.8.
Hence, the inductor’s terminals were monitored using an oscilloscope in order to trace
the variations in the inductor’s voltage within a switching period and verify the
functionality of the converter. However, due to the presence of non-ideal diodes and
transistors in the system, it is expected that the voltages applied to the inductor during
the switching period will differ than the input and output voltages. The difference is
due to the voltage drop developed across these non-ideal blocks.
Figure 6.12 shows the inductor’s voltage at both terminals for the SITO mode. The
yellow signal was used to trace the terminal connected to the inputs, with 10V per
division, while the green signal was used to trace the other terminal with 5V per
division. The time per division of the oscilloscope was set to 4μs.
Moreover, these waveforms were processed to generate the voltage drop across the
inductor as shown in Fig 6.13. The voltage across the inductor was varying between
13V, -4.5V, -3V, and -9V. The steady state voltage of the PV module and both
outputs were measured using a voltmeter. These measurements have showed that the
PV module was regulated at 14V, and the outputs were regulated at 3.45V and 1.9V.
This implies that the total voltage drop across a blocking diode and a transistor was
approximately 1V.
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Figure 6.12: Hardware test result for the voltage at each terminal of the inductor in the SITO mode
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Figure 6.13: Hardware test result for the voltage across inductor in the SITO mode

Also, the system has succeeded to operate in the DIDO mode and regulate the output
voltages at the required levels. Figures 6.14-6.15 have showed that the inductor’s
voltage was varying between 9.5V, 6.5V, -4.6V, and -3.1V. The measured voltage of
the PV was 11V, and the measured output voltages were 3.3V and 2V.
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Figure 6.14: Hardware test result for the voltage at each terminal of the inductor in the DIDO mode
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Figure 6.15: Hardware test result for the voltage across inductor in the DIDO mode
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7. Conclusion
A power management unit has been proposed for solar energy harvesting systems
using a single inductor DIMO non inverting buck-boost converter. The target of the
proposed system was to provide dual regulated outputs using a PV module and a
rechargeable battery. The detailed analysis of the DIMO converter has showed that
the power management unit can be applied in a wide variety of applications due to the
ability of the converter to step down or up its input voltage. Moreover, the converter
can be extended to accommodate input from multiple energy harvesting sources
Furthermore, a new power management algorithm has been developed in order to
operate the PV module at the MPP and regulate the output voltages at their rated
values. The fractional open circuit voltage method was employed to track the PV’s
MPP due to its simple control structure. Moreover, regulating the load voltages was
based on adjusting the amount of current supplied to or from the battery in order to
manage any surplus or deficit power at the outputs.
The proposed power management algorithm has been implemented using VHDL and
synthesized on Xilinx using 5vlx50tff1136 as the target FPGA. The implementation
area was reported in terms of slice registers and LUTs. 167 slice registers and 315 slice
LUTs were used to implement the design on FPGA. Moreover, the algorithm was
programmed to regulate the primary and secondary outputs at 3.3V and 1.8V
respectively. The step size used in the algorithm was adjusted to 1% of the switching
period of the converter in order to improve the accuracy the system.
A prototype was implemented in order to verify the functionality of the system. The
prototype was applied to an application that requires 90.75mW and 27mW to be
delivered to the primary and secondary loads respectively. A halogen lamp was used as
a light source for the PV module. The light intensity was varied during system
operation in order to test the ability of the system to change the battery’s mode of
operation, charging or discharging, based on the available solar power. The prototype
test results showed that the power management unit was able to input power
simultaneously from both PV and battery in case the solar power was lower than the
load demands. Also, the results showed that the battery can be charged in case the solar
power has exceeded the load demands.
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In order to enhance the performance of the power management unit, the efficiency of
the power converter stage has to be improved. A solution is to replace all the diodes
with MOSFETs in order to provide a lower loss path towards the outputs. However,
the added transistors require additional PWM signals to be generated from the digital
controller. Moreover, the diode allows the inductor current to flow in only one
direction; therefore, any reverse current will be blocked during the DCM. However,
the transistor allows the current to flow in any direction; therefore, the controller has
to cut the path between the ground and the inductor when the current drops to zero in
order to improve the light-load efficiency. Also, the system can be further improved
by employing more accurate MPPT techniques.
For future work, the system will be developed to monitor the battery’s state of charge
in order to avoid over charging or discharging the battery. Moreover, the system will
be extended to support multiple inputs. Also, the efficiency of the system will be
investigated. Finally, the proposed unit will be implemented on chip.
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